





INFORMATION DISCLOSURE CITATION

Atty. Docket No. 04329.2444-01	Div. of Appln. No. 09/077,743
Applicant Hiroshi TOYODA, et al.	
Filing Date Herewith 6/23/03	Group: Not Yet Assigned 2814

U.S. PATENT DOCUMENTS						
Examiner Initial*	Document Number	Issue Date	Name	Class	Sub Class	Filing Date If Appropriate
	5,470,789	11/1995	Misawa			
	5,578,523	11/1996	Fiordalice et al.			
	5,877,076	03/1999	Dai			
	5,880,018	03/1999	Boeck et al.			
	5,985,748	11/1999	Watts et al.			
	6,433,428	08/2002	Watanabe et al.			

FOREIGN PATENT DOCUMENTS						
	Document Number	Publication Date	Country	Class	Sub Class	Translation Yes or No
	11-102911	04/1999	Japan			No
	6-275612	09/1994	Japan			Abstract

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)	
	Wolf, "Silicon Processing for the VLSI Era, Vol. 2 - Process Integration," 1990, Lattice Press, Vol. 2, p. 193

Examiner 	Date Considered 1/5/04
*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	
Form PTO 1449	Patent and Trademark Office - U.S. Department of Commerce